A new scheme of test data compression, namely equal-run-length coding (ERLC) 
Introduction
The complex functionality and size caused by increasing integration levels of VLSI chips makes testing for these chips more and more difficult. Testing remains a dominant cost factor in VLSI design and reducing the testing cost is one of the objectives which VLSI producers are devoted to achieve vigorously. The most two important sources of the test cost are test data volume and test power.
Researches about reducing the test data volume fall into three aspects: Built-in Self Test (BIST) [I] , test set compact [2] ,and test data compression [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] .
Test data compression can reduce test data effectively and increases the transferring speed from ATE to chip, which makes full use of limited bandwidth and memory of ATE. Moreover, the 978-1-4244-3535-7/09/$25.00 ©2009 IEEE 21 hardware overhead is very low and acceptable. Thus this technology is widely used.
A new scheme, namely equal-run-Iength coding (ERLC), is proposed. This scheme first considers both types of runs ofO's and 1 's, so the total number of runs and transitions during scan-in will both decrease, which result in better compression effect and lower test power. Then it further explores the relationship between two consecutive runs on the basis of traditional coding characteristic which uses shorter codeword to represent longer symbol. This presented scheme uses two shorter codewords to represent the whole second run of two consecutive runs, the lengths of which are the same. Theoretical analysis and experimental results show that the compression effect of this scheme is higher than that of previously proposed schemes. Four major properties make our approach collaborative and advantageous: (I) It is data-independent. (2)Both types of runs are considered together, which result in better compression effect and lower test power. (3)The decompression algorithm and corresponding decoder are very simple. The hardware overhead of the decoder is very low and can be accepted. (4) The relationship between runs is considered. It uses two shorter codewords to represent the whole second run of two consecutive runs, the lengths of which are the same. It results in better compression performance than most known schemes for most benchmark circuits.
The rest of this paper is organized as follows. Section 2 explains the base of the algorithm of this scheme and analyzes the compression ratio theoretically. Decompression architecture of the proposed method is presented in section 3. Section 4 reports the experimental results, and section 5 concludes the paper.
Algorithm of ERLC
By considering both types of runs, the total number of runs will decrease, which could result in higher test data compression [ll] . The coding table of ERLC is shown in Table 1 .
The coding table of ERLC is a variable-to-variablelength coding way. The size of the groups is increasing as the number of groups increasing, which is in accordance with the distribution of the run-length in actual test data and this characteristic is similar to FDR [9] .
It is found that the tails of those two codewords are very similar from Table I and EFDR coding. The only difference between them is that of the run-length of EFDR is longer by 1 than that of ERLC for the same tail of the codeword. From Table 1 , it is also found the tails are the same if the run-length ofO's and 1 's are the same. It needs to be pointed out that for the runs of O's or 1 's this coding approach will not increase the length of codeword compared with the codeword of EFDR if the original run-length and later run-length obtained from original run-length plus 1 belongs to the same group of EFDR coding table. Therefore, for the runs ofO's or 1 's this coding approach will get almost compression effect compared with EFDR. The characteristic of this approach is that ERLC scheme explores the relationship between the two consecutive runs. If the length of a consecutive run is the same as that of the former, then the whole second run can be represented by a shorter codeword. Two codewords (000 and 100) are used to represent a repeated run. The run-length of encoded run is the same as the former run. Codeword 001 represent the encoded run is runs of O's and 101 represent the encoded run is runs of 1 'So This further improves the compression ratio.
From the above analysis, it can be concluded that the scheme of ERLC uses two different coding ways: (1) Type I. This coding way uses coding table of ERLC scheme to code the run (symbol) in the original test data. This coding way is similar to that of the traditional run coding. (2) Type II. This coding way uses two shorter codewords (000 and 100) to represent the second run of two consecutive runs, the lengths of which are the same. That is to say, if the lengths of two consecutive runs are the same, then the later run is represented by the codeword 000 or codeword 100, or else the later run should be coded by using coding table.
Original test data typically have only 1-10% of the bits specified, while the rest are don't-cares [3] . Filling those don't-care bits appropriately can increase the same length probability of two consecutive runs. If the two consecutive runs lengths are equal, then the later 22 can be represented by one of the two shorter codewords. Thus, the whole later run can be represent by 3 bits, which further improves the compression ratio.
In order to improve the effectiveness of proposed scheme, the coding way of Type II can be further explored. Namely, the don't-care bits should be appropriately filled to make the length of consecutive two runs the same. Then the first run is encoded by the way of Type I and the second run is encoded by the way of Type II. In this way compression effect can be improved further. For example, let take test vector slice of OOOOOOXOOOOOOXOOOOOOXXXXIXIIIXXXIIIX XXIII0 (X represents don't care bit) into account. The don't-care bits can be filled by 0 and 1 appropriately and two consecutive runs 000000000000 000000001 and 11111111111111111111 0 can be gotten. Then the second run can be encoded by 101. The length of original test vector slice is 42 and that of corresponding compressed data is 12. If the don't-care bit is filled into 000000000000000000 00000011111111111 1111110 and Type I coding way is used, then the compressed data is 011101010 111100010, whose length is 18. In addition, if the don't-care bit is filled into 000000000000000000001 111111111111111111110 and Type I and Type II coding way can both be used, then the compressed data is 011100100 100, whose length is 12. From this, conclusion can be made that appropriately filling the don't-care bits can decrease the volume oftest data.
In a word, type I coding approach can encode the runs of O's and runs of 1 's, which gets a good compression effect. And type II coding way will further compress the test data Hence, ERLC scheme can get a better compression effect than any already known schemes.
An example of coding using ERLC scheme is shown in Figure 1 . This example codes the length of runs Os. Let's take the test vector slice of OOOOOOXX XXXXX110 into account. The lengths of those two runs equal to 7. So the later run can be encoded by 100. The results encoded of the slice is 0110001 100. The length coded is shorter by 6 than that of the original slice. 
Design of decoder
In this section, the design of the decoder of the ERLC coding scheme is illustrated.
As mentioned in [4] , the real run-length (i) ofERLC is the sum of prefix prefix That is to say, if we increase 1 bit to the tail ofERLC codeword and put the value of 1 in this bit, then we get a new code which represents the run-length that is longer by 2 than that of actual run. So we can increase 1 bit to the tail of ERLC codeword and put the value of 1 in this bit, then we get a new code which represents the run-length that is longer by 2 than that of actual run. That is to say, the length information ofERLC is hided in the tail of codeword. So we can use this discipline to decompress. This discipline can be implemented by a special counter. The special counter has two characteristics: (1) setting the lowest bit of the counter to number 1. When the data needing to be decoded is shifted into the counter, the number 1 and other data are together shifted to high bits of the counter. (2) using non-O low bound. Traditional counter counts down to 0, but this counter counts down to 2 (the content of counter is "10"). This function can be implemented easily by some combinational circuits, which will not introduce high hardware overhead.
The design of this decoder is similar to that of the EFDR using the FSM-based design. This decoder is embedded in chip, which has some characteristic of small size and simple structure. This decoder does not introduce hardware overhead obviously, and is independent of not only DUT, but precomputed test data as well. The block diagram of the decoder is shown in Figure 2 . The decoder decodes the precomputed test data T E to output T D. The structure of this decoder is simple, which only needs a FSM, a special k+1 bit counter, a log2k bit counter and a k+1 bit register. 
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The signal biUn is primary input, the coded test data is sent via biUn to the FSM and the signal en is high, and the signal out outputting decoded data is valid while the signal v is high. The counter_in is a path which sends the tail section of codeword to the k+ I-bit counter, and the signal shift is a signal that takes control of the counter_in. The decl is used to notify k+l-bit counter to start counting down, and the signal rstl is high as the counting finishes. The signal dec2 indicates to the log2k-bit counter to start counting down, on the other hand, signal inc notifies it to start counting up. The signal rst2 indicates that the log2k-bit counter finished counting. The signal load tells when the content of k+ 1 bits register should replace the content ofk+1 bits counter. The block diagram of the proposed ERLC decoder is given in Figure 2. 
Experimental results
In this section we will verify the effectiveness of the proposed ERLC scheme by using experiment results. For comparison with other schemes, we adopted first the MinTest test sets provided by Duke University of America, which are the same as [4] [7-11] [13] [14] . Experiments were performed on the several largest ISCAS 89 benchmark circuits.
The compression ratio of this scheme compared with other schemes is shown in Table 2 . The first column of Table 2 is the circuit name. The second column is test size of original test data. The compression effect is shown in third column of Table 2 . The other columns are data size of compressed data and compression ratio of Golomb, and FDR coding. The compression ratio can be determined by:
T D is original length of test data and T E is the length of compressed data. In Table 2 the original test data did not do the operation of difference. The filling of don'tcare bits is to make the length of consecutive runs the same as possible. The remaining of don't-care bits are filled randomly. From Table 2 , as can be seen, the proposed scheme achieves higher compression than the Golomb, FDR, technique for some of the circuits. The scheme achieves higher compression ratio than Golomb for all of the compared test sets. It also achieves higher compression ratio than FDR for four out of the seven compared test sets. On average, the percentage compressions of the proposed scheme are 19.58%, and 12.29% higher than those of Golomb, and FDR, techniques.
Next we present the experimental results on the peak and average power consumption during the scan-in operation. These results show that test data compression can also lead to significant savings in power consumption. We estimate power using the weighted transitions metric. Let P;eak (Pd;,g ) be the peak (average) power with compacted test sets obtained using Mintest. Similarly, let P;"ak (P;'g) be the peak (average) power when Golomb coding is used by mapping the don't cares in TD to zeros and letP;:fkc ( p!Rf c ) be the peak (average) power when ERLC coding is used by mapping the don't cares in T D to zeros or ones according to our program. Table 3 compares the average and peak power consumption for Mintest test sets when Golomb coding and our proposed scheme. The first column of Table 3 is the circuit name. The second and third columns are the peak power and average power if original Mintest test sets are used. The fourth and fifth columns are the peak power and average power if Golomb coding is used. The last two columns are peak power and average power if our proposed scheme is used. Table 3 shows that the peak power and average power are significantly less if proposed scheme is used for test data compression and the decompressed patterns are applied during testing. On average, the peak (power) is 33.41% (12.43%) less in our proposed scheme than for the Golomb coding.
For a test application time (TAT) comparison, a simulator was implemented based on the TAT analysis for Golomb, FDR and ERLC. For Golomb and FDR decoders, it was assumed that the data is fed into the decoder at the ATE operating frequency and the 24 internal FSM reaches a stable state after one internal clock cycle. In order to provide an accurate comparison, the same group size is used. The results are reported in Table 4 . The first column of Table 4 is the circuit name. The second column of Table 4 is the frequency of ATE working. The last three columns are TAT of different codes schemes. From Table 4 , it can be seen that our proposed scheme reduces the test application time compared with that of Golomb and FDR. From Table 6 , it is found that the test application time of Golomb and FDR is respectively 1.96 times and 1.72 times of that of proposed scheme. In a word, what can be concluded from the experimental results is that our proposed scheme can achieve better compression result, lower power, and shorter application time at lower hardware overhead, which is acceptable.
Conclusion
Test data compression is an effective solution to reduce the increasing volume of test data. A new test data compression scheme (ERLC) is proposed. This scheme first considers both types of runs of 0' s and l' s, then further explores the relationship between two consecutive runs on the basis of traditional coding characteristic which uses shorter codeword to represent longer symbol in the original test data. This proposed scheme uses two short codewords to represent the whole second run of two consecutive runs, the lengths of which are the same. It is shown that the presented scheme decreases the ATE memory and channel capacity requirements by obtaining good compression ratios. Moreover, this scheme can reduce power dissipation. Thus, it is an effective solution for test data compression/decompression ofIC design.
